Abstract-Capacitance sensors, that report the values of capacitances as digital codes, are important in such areas as biomedical, environmental, and mobile applications. Voltage sensors are also widely used in many modern application areas, e.g. where battery life information is important. Conventional capacitance sensing methods use complex ADC techniques that are power hungry, and existing digital solutions, which use the charge to digital conversion (CDC) method tend to suffer from slow sensing response. A novel dual-use all-digital CDC method is proposed in this paper, which can be used to sense either capacitance values as a capacitance sensor or voltage levels as a voltage sensor. It shows low power/energy consumption and fast sensing response.
INTRODUCTION
In such modern application areas as biomedical, environmental and mobile systems, the sensor is an essential device. Low-power and fast response are the two most important features of sensors used in such areas, particularly in terms of body monitoring and implants [9] [10] [12] . One of the main types of sensors detects capacitance values, which can be used to measure various physical quantities, including position, pressure, concentration of certain chemicals, etc. This is based on the fact that these physical quantities may be made to charge a capacitor so that this charge reflects the value of the parameter [8] . Typical capacitance sensors use charge sharing or charge transferring between capacitors to convert the sampled capacitance to voltage. This approach requires complex analogue circuits, such as amplifiers and ADCs, which increase design complexities and often increase power consumption [7] . Integrating capacitive sensors into many applications including wearable/implantable wireless sensor systems is therefore challenging due to the total system power/energy budget, which can be in the range of a few nW [1] [2] [3] [4] [5] . Similar to capacitance, voltage level is also an important parameter to be sensed in many applications. For example, in Energy Harvesting (EH) systems, voltage levels are monitored during energy accumulation. Based on the different voltage levels, different tuning mechanisms are used to achieve greater energy accumulation efficiency [9] [14] . This paper proposes a novel versatile method that not only can be used to sense capacitances but also can be used to sense voltages by using fully digital solutions based on iterative delay chain discharge. Important characteristics including system complexity, measurement time, and power/energy are better than existing solutions.
In this paper, Section II presents the theory of capacitance to digital methods. Section III presents the implementation details. Section IV gives experimental results and Section V concludes the paper and discusses future work. Figure 1 shows the iterative delay chain discharge method. A Capacitance C sense is charged to an initial voltage level V high and then discharged to a pre-defined reference voltage level V low . The number of iterations of discharging is then calculated and it is related to the initial voltage level V high and the value of C sense . Specifically, the voltage across C sense , V sense , is initially charged to V high . C sense will then be discharged due to the upper inverter chain powered by V sense . As the two inverter chains are powered by V sense and V low respectively, the relationship of the delays of the two inverter chains is closely linked to the relationship of V sense and V low . The higher the supply voltage is, the smaller the delay it generates. So, the delay of the upper inverter chain will be compared with the delay of the lower inverter chain. Initially V sense is higher than V low , and the upper inverter chain has a shorter delay. When V sense is discharged to V low , the delays become the same. In other words, if Signal (H) comes earlier than Signal (L) , it means V sense is greater than V low . As a result, more discharging is required. The counter is incremented by 1, the trigger signal is toggled, and another iteration of discharge will be performed. Otherwise, V sense has been discharged to V low . The iterations stop, and the value of the counter is used to represent the value of V high / C sense and hence the physical parameter being measured. The Mathematical theory of sensing capacitance and voltage is shown below. Figure 2 shows the capacitance to digital discharge process. At step i, Q i = C sense *V i + C p *V i , and at step i+1 Q i+1 = C sense *V i+1 + C p *V i+1 where C p is the capacitance of the circuit onto which the charge on C sense is discharged, i.e. the upper inverter chain. In between steps i and i+1, the discrete view ( Figure 2 ) is that the charge on C p is depleted through the circuit to 0. As a result, C sense *V i = (C sense +C p )*V i+1 , and we can derive the following formula:
II. GENERAL THEORY OF DIGITAL DISCHARGE CDCS

A. Sensing Capacitance
( 1 ) and assume
We can then model the discharge process by using the equation:
( 3 ) where n is the number of steps taken to discharge V sense from V high to V low .
Based on the Taylor series, and, if nk<<1, the above formula can be approximated as: ( 4 ) From (3), if we have V high and V low fixed (i.e. const) by the measurement method, we must have (1-k) n =const. Thus, under nk<<1, we have 1-nk=const and thus nk=const, and hence ( 5 ) So, if C sense >>C p , then C sense +C p C sense . We will have ( 6 ) and thus n must be linearly proportional to C sense with fixed V high and V low. This means that with fixed V high , and V low , the value of n can be used to derive the value of a tested capacitor.
B. Sensing Voltage
The discharging process in the distinctive superthreshold region, under the assumption of =2, was derived according a geometric series sum technique in [13] .
Where here With constant V high and , the discharge process determines the value of C sense . Similarly, if C sense is fixed, it can be used to determine V high . After n steps, V high is discharged to , then based on equation (7), we finally have,
As a result, n is logarithmic with the sensed voltage (V high ). This means that with a fixed capacitor and a fixed V low , n can be used to derive V high to form a voltage sensor. Figure 3 shows the proposed design in asynchronous circuits [6] to achieve the sensing functions. The implementation includes 4 blocks: signal generator, event generator, event comparator and event counting mechanism. The upper inverter chain is powered by V sense and the other components are powered by V low to save power. After C sense is fully charged, the switch turns off, and then the sensing mechanism is started. A Clk signal is generated to trigger the event generator. The event generator (two inverter chains) then generates two events with different delays when V sense and V low are different. These events are then compared in the event comparator to determine which one comes earlier. If the event from bottom inverter chain comes earlier, the sensing mechanism will be stopped. Otherwise, a new Clk signal is generated for the next round. The Clk signal then goes through a level shifter to the appropriate voltage (V sense ) as an input to the event generator's upper inverter chain to repeat the steps again until V sense drops to below V low . Eventually, the event counter outputs the number of transitions of the Clk signal. The number of transitions, or the output code, is related to the capacitance of the sensed capacitor under fixed voltage level or the sensed voltage level under a fixed capacitance.
III. DESIGN IMPLEMENTATION
The function of the MUTEX block is to ensure that metastability, if it happens, does not propagate outside the event comparator. If the two events being compared occur close to each other, metastability may happen at the comparator and the MUTEX may take some time to decide which event 'wins' the comparison. The comparator does not issue a valid result until it has resolved any metastability inside, making sure that its output signal can only take the values of logical 0 or 1 securely and no nondeterministic middle value can be sent out. In other words, the value of the comparison is always correct with or without metastability, which could only cause a non-deterministic delay in the worst case. This delay is tolerable as the entire sensing system is asynchronous and metastability settling time is usually very short. 
IV. EXPERIMENTAL RESULTS
Our design has been implemented in UMC 90nm CMOS technology. Figure 4 shows a simulation result of our design. V high is set to 1V, which means that V sense is 1V at the beginning, V low is set to 0.45V and C sense =50pF. Here this first experiment is only used to show the concept of the proposed mechanism. For sensing purpose, only one of V high and C sense will be fixed. The rising of the Start signal triggers the discharging of V sense and the Clk signal starts to be generated. When V sense drops to V low , the delay of the inverter chain powered by V sense catches up with the delay of the other inverter chain powered by V low . After that, A b will be generated to high and the Clk stops oscillation. Then the 20-bit counter calculates the total amount of Clk rising signals, when V sense > V low . After this initial demonstration, experiments have been done to characterize the design as a capacitance sensor as shown in Figure 5 . Here, different V high values are used from 0.5V to 1V, shown in different colors in the figure, and V low is set to 0.45V. These experiments produced a relationship between the output code and C sense given any valid V high value. For example, set V high =0.8V, with V low =0.45V. If output code = 232, then we can say that C sense = 50pF and if output code = 2306, then we can derive that C sense = 500pF. As can be seen from Figure 5 , the output codes under the same V high for different capacitance values are linear. The results agree with the theory in Section II.A. For each value of V high , we can determine a specific formula for the output code to C sense relationship. This means that for a fixed V low , if we know the output codes and V high , we will be able to calculate the value of the capacitance. The value of V high can be used to tune the sensing precision vs. speed and energy tradeoff. The higher V high is, the higher the sensing precision is, at the cost of longer sensing time and greater sensing energy consumption. This is because for the same C sense , charging to a higher voltage needs more energy and leads to the discharging process taking longer. Figure 6 shows the third group of experiments to characterize the design as a voltage sensor. Here several fixed values of capacitors are used. For example, in Figure  6 , different colors of lines represent different C sense values, from 25pF to 500pF. V low is set to 0.45V again. When setting C sense = 500pF, with V low =0.45V, if output code = 1664, then we can find that V high = 0.6V and if output code = 2306, then we can derive that V high = 0.8V. As can be seen from Figure 6 , with any fixed C sense value, the output codes have a logarithmic relationship with V high values. These results confirm the theory in Section II.B. For each value of C sense , we can determine the specific formula for the relationship between output code and V high . Then, if we know the output codes and V low , we will be able to calculate V high , similar to when the design is used for capacitance sensing. Also similarly, the value of C sense can be used to tune the sensing precision vs. response time and energy tradeoff. The higher of the value of the fixed C sense , the higher the precision of the measurement is, at the cost of longer sensing time and greater sensing energy. This is because using the same V high to charge a larger C sense takes greater energy, leading to a longer discharging process. The characterization experiments demonstrated the viability of this design for its two intended uses. Next this design is compared with existing work for performance metrics including response time, average power and energy per sensing round. Table 1 shows the comparison of these performance metrics in an example operation case with V sense discharging down from V high =1V to V low =0.45V with C sense =50pF. As can be seen, the response time, power consumption and energy consumption per sense round decrease 12.8%, 24.7% and 32.65% respectively. Another way of tuning the precision vs. sensing delay and energy consumption tradeoff is through adjusting the sizes of the upper and lower inverter chains in the event generator. The comparison data presented in this section is generated with all sensors having been tuned to provide exactly the same precision, in order that the circuit size, response time and energy comparisons are fair.
Given the target of biomedical, environmental and mobile applications, the complexity of the solution is also an important metric. In general, the fewer transistors used, the lower the system unit price, and the faster a system will perform consuming less power and energy. Table 2 shows the comparison in terms of the number of gates and flipflops used between this work and [7] . In total, the design in [7] used 258 gates and 52 flip-flops. In this work, the circuits contain 107 gates, which is 59% fewer and 20 flipflops, which is 62% fewer.
The snapshot of an ASIC chip of the proposed design is shown in Figure 7 . The top area is the main circuit including signal generator, event generator and event comparator, the middle area is a 50pF capacitance used for on-chip testing and the bottom area is the 20 bits counter. It was designed in UMC 90nm CMOS technology. The size of the layout is 0.0015mm 2 (23.2μm*65μm). 
V. CONCLUSIONS AND THE FUTURE WORK
This paper presents the general theory of capacitance/voltage to digital conversion through discharging for sensing both capacitance and voltage. An asynchronous solution is systematically designed, and implemented in UMC 90nm CMOS technology. The proposed method and design shows application diversity as it can be used to sense not only capacitance but also voltage. As a capacitance sensor it achieves linearity between the output codes and the sensed capacitance value. As a voltage sensor the output codes are related to the sensed voltage value logarithmically, which displays a variable precision across the sensing voltage range.
The performance of this design is better in terms of the important metrics energy/power consumption and response time than the most recent existing CDC of a similar type, between 12.8% and 32.65% in one example operation scenario. This degree of improvement is expected to be available across all operation scenarios as this design is considerably less complex than existing designs. For instance, it uses fewer than half of the number of gates compared with the most resent existing CDC of a similar type.
Experiments have confirmed the intuition that a greater value of Vhigh provides for higher capacitance sensing precision at the cost of longer sense response and higher sense energy consumption, and a greater value of C sense provides for higher voltage sense precision, also at the cost of longer sense time and higher sense energy consumption.
The chip has been taped out. Hardware measurement tests are planned with the help of an on-chip 50pF capacitance and off-chip capacitors of different values. The hardware test results will then be compared to the reported simulation results. These test results are expected to become available before the expected date of the conference.
